



06/21/00

Applicant(s): Charles S. Farlow

Docket No.: 100.015US01

Title: PARALLEL EQUALIZATION FOR SYSTEMS USING TIME DIVISION MULTIPLE ACCESS

Assistant Commissioner for Patents

ATTN: Box Patent Application

Washington, D.C. 20231

We are transmitting the following documents along with this Transmittal Sheet:

☒ Utility Patent Application: Specification (14 pgs); Claims (51 claims on 9 pgs); 1 pg Abstract.☒ 3 Sheet(s) of informal drawing(s).☒ Assigned Combined Declaration and Power of Attorney (2 pp.).☒ A return postcard.☒ An Assignment of the invention to ADC Telecommunications, Inc. and Recordation Form Cover Sheet.☒ A check in the amount of \$40.00 to cover the Assignment Recording Fee.☒ Other: An Information Disclosure Statement (1 p.); Form 1449 (3 p.); and copies of 21 documents listed thereon☒ A check in the amount of \$1638.00 to cover the filing fee, which is calculated below:

APPLICATION FILING FEE					
	Number of Claims Filed (1)	Claims Included in Basic Filing Fee (2)	Number of Extra Claims (1-2)	Cost per Extra Claim	Fee Required
Total Claims	51	- 20 =	31	x \$18 =	\$558
Independent Claims	8	- 3 =	5	x \$78 =	\$390
One or More Multiple Dependent Claims Presented? If Yes, Enter \$260 Here *					\$ 0
Enter Basic Filing Fee (Utility Patent-\$690/Design Patent-\$310) Here *					\$690
Total Application Filing Fee					\$1638

Please consider this a PETITION FOR EXTENSION OF TIME for a sufficient number of months to enter these papers and please charge any additional fees or credit overpayment to Deposit Account No. 501373.

FOGG, SLIFER & POLGLAZE, P.A.

P.O. Box 581009, Minneapolis, MN 55458-1009

By:

Name: David N. Fogg

Reg. No.: 35,138

Direct Dial: 612-252-0014

Facsimile: 612-252-0019

CERTIFICATE UNDER 37 CFR §1.10:

"Express Mail" mailing label number: EL619114329US

Date of Deposit: June 21, 2000

I hereby certify that all papers and/or fees above-identified are being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR §1.10 on the date indicated above and is addressed to the Assistant Commissioner for Patents, ATTN: Box Patent Application, Washington, D.C. 20231.

By:

Name: Lisa D. Gentry

(LARGE ENTITY TRANSMITTAL UNDER 37 C.F.R. 1.10)

jc851 U.S. PTO
09/598870
06/21/00

UNITED STATES PATENT APPLICATION

**PARALLEL EQUALIZATION FOR SYSTEMS
USING TIME DIVISION MULTIPLE ACCESS**

INVENTOR

Charles S. Farlow
of
Waconia, MN

Fogg Slifer & Polglaze, PA
IP Partners
150 South Fifth Street, Suite 1750
Minneapolis, Minnesota 55402
ATTORNEY DOCKET 100.015US01

**PARALLEL EQUALIZATION FOR SYSTEMS
USING TIME DIVISION MULTIPLE ACCESS**

TECHNICAL FIELD

- 5 The present invention relates generally to the field of telecommunications and, in particular, to parallel equalization for systems using time division multiple access.

BACKGROUND

- 10 Telecommunications systems transmit signals between user equipment, e.g., telephones, radios, and computers, over a network. Conventional telecommunications systems include, but are not limited to, the public switched telephone network (PSTN), the Internet, wireless networks, and cable television networks. These networks typically include transmission media such as coaxial cable, copper wires, optical fibers, and wireless links, e.g., radio and satellite communications.
- 15 Conventionally, transmission media carry the signals over the network in channels. In carrying signals, the channels may degrade or otherwise negatively impact the quality of the signals generated by one user for transmission to another user due to characteristics of the channel. For example, "multipath fading" is one source of degradation in signals of the channel in a telecommunications network. In wireless
- 20 networks, multipath fading is often experienced due to the reception of signals that traverse different propagation paths. The multiple propagation paths are typically produced by atmospheric refraction and layering. Alternatively, the multipath signals may be produced by reflections from ground clutter near a radio receiver. Other systems also may suffer from multipath fading. For example, hybrid fiber-coax systems
- 25 typically experience multipath fading due to impedance mismatches between various network components.

Time dispersion of a multipath channel is often characterized by the root mean squared (rms) time delay spread (σ_τ). This quantity is defined as the square root of the second central moment of the power delay profile. In the frequency domain, fading is

often characterized as "flat" or "frequency selective" based on the relationship between rms delay spread and the duration of the modulated digital signal (T_{SYM}). Flat fading occurs when the rms time delay spread of the received signal is small enough to not cause significant intersymbol interference (ISI). A common relationship used in industry is that $\sigma_\tau < 0.1 T_{SYM}$ to characterize a channel as flat fading. Conversely, a channel may be considered frequency selective if the $\sigma_\tau > 0.1 T_{SYM}$. There is not a sharp distinction between the two types of channels as these mathematical relationships imply, but they serve as a starting point for further analysis. If a communications channel is frequency-selective, the resultant intersymbol interference produces a system bit error rate floor.

During the design of a particular network, circuits are often included in an attempt to overcome these problems to produce a signal at a receiver that fairly represents the signal generated at a transmitter. For example, an equalizer is often used to compensate for a frequency-selective channel in a digital communications system. The equalizer reduces the intersymbol interference present at its output port, thereby lowering the system bit error rate produced by such interference. In effect, the equalizer acts as an inverse filter of the communications channel.

For an equalizer to be effective, the equalizer settings, e.g., the equalizer coefficients, are selected so as to compensate for the degrading effects of the channel at the time of transmission. In many systems, the channel characteristics are generally unknown and may change over time. Adaptive equalizers are commonly used to compensate for a time varying channel transfer function. In systems that process a continuous signal, the adaptation of equalizer coefficients is well understood by those skilled in the art. However, single adaptive equalizers, when employed in Time Division Multiple Access systems, may not be effective in reducing intersymbol interference since the channel may have significantly changed since the last transmission from a particular user. In fact, if a transmission over the channel is equalized with the equalizer settings used for a prior transmission, the performance of the system may be degraded more than if no equalization were performed at all.

For the reasons stated above, and for other reasons stated below which will become apparent to those skilled in the art upon reading and understanding the present specification, there is a need in the art for improvements in compensating for multipath fading in telecommunications systems.

5

SUMMARY

The above mentioned problems with telecommunications systems and other problems are addressed by embodiments of the present invention and will be understood by reading and studying the following specification. Embodiments of the present invention process received signals in parallel. This processing includes equalizing the received signal with a number of different equalizers. The receiver then selects among the outputs of the various equalizers to provide an output for further processing at the receiver. By processing signals in parallel equalizers, channels with time varying characteristics are adequately compensated for adverse affects of multipath fading and the like.

More particularly, in one embodiment an equalization circuit is provided. The equalization circuit includes an input adapted to receive signals from a communications channel. The equalization circuit further includes a plurality of equalizer circuits coupled to the input and operable to generate a plurality of intermediate signals. A selector circuit is also included. The selector circuit is responsive to the plurality of equalizer circuits and selects one of the intermediate signals. The equalization circuit also includes an output coupled to the selector circuit that receives the selected intermediate signal.

25

BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 is a block diagram of an embodiment of a system that uses parallel equalization of a time division multiple access signals in the uplink of the system according to the teachings of his invention.

Figure 2 is a block diagram of an embodiment of a parallel equalizer circuit

according to the teachings of the present invention.

Figure 3 is a block diagram of another embodiment of parallel equalizer circuit according to the teachings of the present invention.

Figure 4 is a block diagram of another embodiment of parallel equalizer circuit
5 according to the teachings of the present invention.

Figure 5 is a block diagram of another embodiment of parallel equalizer circuit according to the teachings of the present invention.

DETAILED DESCRIPTION

10 In the following detailed description, reference is made to the accompanying drawings which form a part hereof, and in which is shown by way of illustration specific illustrative embodiments in which the invention may be practiced. These embodiments are described in sufficient detail to enable those skilled in the art to practice the invention, and it is to be understood that other embodiments may be utilized and that
15 logical, mechanical and electrical changes may be made without departing from the spirit and scope of the present invention. The following detailed description is, therefore, not to be taken in a limiting sense.

Figure 1 is a block diagram of an embodiment of a system, indicated generally at 100, that uses parallel equalization of time division multiple access signals in the
20 uplink of system 100 according to the teachings of the present invention. In one embodiment, system 100 is a multipoint-to-point network. System 100 includes base station 102. Base station 102 is communicatively coupled to a plurality of remote users 104-1, . . . , 104-N over communication links 105-1, . . . , 105-N. Base station 102 is also coupled to core network 108 over high-speed, backhaul communications link 106. Link
25 106 carries communication between core network 108 via base station 102 for remote users 104-1, . . . , 104-N. In one embodiment, core network 108 comprises the Internet. In other embodiments, core network 108 comprises the Public Switched Telephone Network (PSTN), a wireless network, or any other appropriate telecommunications network.

System 100 carries signals in two directions. In the forward direction, system 100 carries signals from core network 108 to remote users 104-1, . . . , 104-N. Base station 102 multiplexes incoming backhaul data from the core network 108 to be transferred to remote users 104-1, . . . , 104-N over communication links 105-1, . . . , 105-N. The downlink media for communication links 105-1, . . . , 105-N comprises, in one embodiment, a wireless media, e.g., transmissions in the MMDS spectrum between fixed wireless units. In other embodiments, the downlink media for communication links 105-1, . . . , 105-N comprises one of coaxial cable, fiber optics, and other appropriate communications media. In one embodiment, the downlink from base station 102 uses time division multiplexing (TDM). In other embodiments, the downlink from base station 102 uses frequency division multiplexing (FDM) or other appropriate multiplexing technology.

In the reverse direction, system 100 carries signals from remote users 104-1, . . . , 104-N to base station 102 over communication links 105-1, . . . , 105-N. Base station 102 aggregates data from remote users 104-1, . . . , 104-N and transmits data over backhaul communications link 106 to core network 108. In the uplink or reverse direction, system 100 uses time division multiple access (TDMA) as the multiple access method. TDMA is used to share a fixed allocation of bandwidth in the frequency domain. In this access method, each user transmits over the full link bandwidth for a short duration of time, hereafter referred to as a "time slot." In one embodiment, base station 102 exercises complete control of timeslot assignment. In other embodiments, contention algorithms are used to compete for available time slots. Further, in one embodiment timeslots have a fixed duration. In other embodiments, timeslots have a variable duration.

Base station 102 includes an equalization circuit that processes signals from remote users 104-1, . . . , 104-N. The equalization circuit processes each signal in parallel using a plurality of equalizer circuits to compensate for adverse effects of multipath fading in communication channels 105-1, . . . , 105-N. Essentially, a signal from a remote user is processed in parallel by a number of different equalizers. The

output of one of the equalizers is further processed by the base station receiver and is provided to core network 108 over backhaul communication link 106. Thus, base station 102 is less susceptible to errors caused by changes in the channel between transmissions from a specific remote user because the base station has multiple options
5 to choose from to provide an acceptable signal upstream to core network 108.

Figure 2 is a block diagram of an embodiment of a parallel equalization circuit, indicated generally at 200, according to the teachings of the present invention. Equalization circuit 200 includes input 202 and output 204. Input 202 is coupled to receive signals from a communication channel via signal conditioning circuit 206. In
10 one embodiment, signal-conditioning circuit 206 comprises automatic gain control circuitry. In other embodiments, signal-conditioning circuit 206 includes other appropriate circuitry for conditioning a signal from a communications channel. In this embodiment, output 204 is coupled to processing circuit 208. Processing circuit 208 provides additional processing to this output of equalization circuit 200. For example,
15 processing circuit 208, in one embodiment, provides for forward error correction decoding, descrambling, and other appropriate processing of the signals from the communication channel.

Equalization circuit 200 includes equalizer bank 210, buffers 212-1, . . . , 212-M, and selector circuit 214. Equalizer bank 210 includes a plurality of equalizer circuits
20 216-1, . . . , 216-M. Each of equalizer circuits 216-1, . . . , 216-M includes an input coupled to input 202 of equalization circuit 200 and an output coupled to a corresponding one of the buffers 212-1, . . . , 212-M. In one embodiment, equalizer circuits 216-1, . . . , 216-M each include decision and symbol-to-bit mapping functions.

Each of equalizer circuits 216-1, . . . , 216-M is either an adaptive equalizer or a
25 fixed equalizer (fixed coefficients). In one embodiment, some of the equalizer circuits 216-1, . . . , 216-M are adaptive and some of the equalizer circuits 216-1, . . . , 216-M are fixed. In another embodiment, each of equalizer circuits 216-1, . . . , 216-M is adaptive. Each of the adaptive equalizer circuits 216-1, . . . , 216-M are either linear or nonlinear. In one embodiment, some of the equalizer circuits 216-1, . . . , 216-M are linear and some

of the equalizer circuits 216-1, ..., 216-M are nonlinear. In another embodiment, each of equalizer circuits 216-1, ..., 216-M is nonlinear. In one embodiment, the nonlinear equalizers use a decision-feedback topology. In one embodiment, each of the equalizer circuits has a different structure (e.g., transversal or lattice) and adaptation algorithm. In one embodiment, equalizer circuits 216-1, ..., 216-M use one of a recursive least squares adaptation algorithm, a least mean-square adaptation algorithm, a zero forcing adaptation algorithm, a gradient recursive least squares adaptation algorithm, a fast recursive least squares adaptation algorithm and a square root recursive least squares adaptation algorithm. In some embodiments, the operation of the various equalizer circuits 216-1, ..., 216-M is varied by loading appropriate coefficients into the equalizer circuits prior to processing a burst transmission from a particular remote user.

Buffers 212-1, ..., 212-M buffer signals from their respective equalizer circuits 216-1, ..., 216-M for a selected length of time, T_{BUF} , e.g., a timeslot duration. Each of buffers 212-1, ..., 212-M includes an output coupled to selector circuit 214. In this embodiment, selector circuit 214 also includes an input from equalizer bank 210. The input from equalizer bank 210 provides a signal that indicates the relative quality at the output of each of equalizer circuits 216-1, ..., 216-M. The signal is used to select a signal from buffers 212-1, ..., 212-M to be applied to output 204 of equalization circuit 200. The signal is applied to selector circuit 214 at the end of the selected length of time the signal is buffered in buffers 212-1, ..., 212-M, T_{BUF} . In one embodiment, the signal provided to selector circuit 214 comprises a vector with an indication of the quality of performance of each of equalizer circuits 216-1, ..., 216-M. In one embodiment, the indication comprises the mean-squared error calculated over the time interval, T_{BUF} . In other embodiments, the indication comprises peak error or other error indicators calculated over the time interval, T_{BUF} .

In operation, equalization circuit 200 processes a signal from signal conditioning circuit 206 with a plurality of equalizers to compensate for the adverse effects of multipath fading in a communication channel. Equalization circuit 200 processes the signal from signal conditioning circuit 206 in parallel in equalizer bank 210. The

parallel output to equalizer bank 210 is provided to buffers 212-1, . . . , 212-M. Equalizer bank 210 also provides a signal to selector circuit 214 to select one of the outputs from buffers 212-1, . . . , 212-M. Selector circuit 214 provides the selected output to output 204 of equalization circuit 200 for further processing by processing circuit 208.

Figure 3 is a block diagram of another embodiment of a parallel equalization circuit, indicated generally at 300, constructed according to the teachings of the present invention. Equalization circuit 300 includes input 302 to receive a signal from a communication channel. Input 302 is coupled to equalizer 304 and buffer 306. Equalizer 304 is also coupled to buffer 308. Buffers 306 and 308 are coupled to selector circuit 310. Selector circuit 310 provides an output indicated at 312 for equalization circuit 300. Equalizer 304 also provides a control signal 314 to selector circuit 310. In one embodiment, equalizer 304 includes decision and symbol-to-bit mapping functions.

Equalizer 304 is either an adaptive equalizer or a fixed equalizer (fixed coefficients). In one embodiment, equalizer 304 is one of a linear and a non-linear adaptive equalizer. In one embodiment, equalizer 304 comprises a non-linear equalizer that uses a decision feedback topology. In one embodiment, equalizer 304 uses one of a recursive least squares adaptation algorithm, a least mean-square adaptation algorithm, a zero forcing adaptation algorithm, a gradient recursive least squares adaptation algorithm, a fast recursive least squares adaptation algorithm and a square root recursive least squares adaptation algorithm. In some embodiments, the operation of equalizer 304 is varied by loading appropriate coefficients into equalizer 304 prior to processing a burst transmission from a particular remote user.

In operation, equalizer circuit 300 processes a received signal with equalizer 304. The equalized signal is buffered in buffer 308. The received signal is also buffered in buffer 306. Selector circuit 310 passes either the non-equalized signal from buffer 306 or the equalized signal from buffer 308. The selection mechanism for selector circuit 310 is based the equalization of the signal in equalizer 304. Advantageously, equalization circuit 300 allows equalizer 304 to be bypassed in the

event that the channel has changed significantly since the last transmission received at equalization circuit 300. This recognizes the fact that in some instances the channel may have changed significantly since the last transmission such that no equalization is better than equalization based on the prior equalization settings.

5 Figure 4 is a block diagram of another embodiment of a parallel equalization circuit, indicated generally at 400, and constructed according to the teachings of the present invention. Equalization circuit 400 includes input 402 and output 404. Input 402 is coupled to receive signals from a communication channel via signal conditioning circuit 406. In one embodiment, signal-conditioning circuit 406 comprises automatic
10 gain control circuitry. In other embodiments, signal-conditioning circuit 406 includes other appropriate circuitry for conditioning a signal from a communications channel. In this embodiment, output 404 is coupled to processing circuit 408. Processing circuit 408 provides additional processing to this output of equalizer circuit 400. For example, processing circuit 408, in one embodiment, provides for decoding, and other appropriate
15 processing of the signals from the communication channel.

 Equalizer circuit 400 includes equalizer bank 410, decoder bank 412, and selector circuit 414. Equalizer bank 410 includes a plurality of equalizer circuits 416-1, . . . , 416-M. Each of equalizer circuits 416-1, . . . , 416-M includes an input coupled to input 402 of equalization circuit 400 and an output coupled to a corresponding one of
20 the decoders 418-1, . . . , 418-M. In one embodiment, equalizer circuits 416-1, . . . , 416-M each include decision and symbol-to-bit mapping functions.

 Each of equalizer circuits 416-1, . . . , 416-M is either an adaptive equalizer or a fixed equalizer (fixed coefficients). In one embodiment, some of the equalizer circuits 416-1, . . . , 416-M are adaptive and some of the equalizer circuits 416-1, . . . , 416-M are
25 fixed. In another embodiment, each of equalizer circuits 416-1, . . . , 416-M is adaptive. Each of the adaptive equalizer circuits 416-1, . . . , 416-M are either linear or nonlinear. In one embodiment, some of the equalizer circuits 416-1, . . . , 416-M are linear and some of the equalizer circuits 416-1, . . . , 416-M are nonlinear. In another embodiment, each of equalizer circuits 416-1, . . . , 416-M is nonlinear. In one embodiment, the nonlinear

equalizers use a decision-feedback topology. In one embodiment, each of the equalizer circuits has a different structure (e.g., transversal or lattice) and adaptation algorithm. In one embodiment, equalizer circuits 416-1, . . . , 416-M use one of a recursive least squares adaptation algorithm, a least mean-square adaptation algorithm, a zero forcing
5 adaptation algorithm, a gradient recursive least squares adaptation algorithm, a fast recursive least squares adaptation algorithm and a square root recursive least squares adaptation algorithm. In some embodiments, the operation of the various equalizer circuits 416-1, . . . , 416-M is varied by loading appropriate coefficients into the equalizer circuits prior to processing a burst transmission from a particular remote user.

10 Decoders 418-1, . . . , 418-M receive signals from their respective equalizer circuits 416-1, . . . , 416-M. In one embodiment, decoders 410-1, . . . , 410-M provide forward error correction for the signals from equalizer circuits 416-1, . . . , 416-M. Decoder bank 412 is coupled to provide a feedback signal to equalizer bank 410 and to provide a selection signal to selector circuit 414. The feedback signal provided to
15 equalizer bank 410 is adapted to be used to modify the coefficients for the equalizers of equalizer bank 410 for the processing of later signals. The selection signal provided to selector circuit 414 provides an indication of the quality of the signals produced by equalizer circuits 416-1, . . . , 416-M. It is noted that a buffering function is included in one embodiment of the decoders of decoder bank 412.

20 In operation, equalizer circuit 400 processes a signal from signal conditioning circuit 406 with a plurality of equalizers to compensate for the adverse effects of multipath fading in a communication channel. Equalization circuit 400 processes the signal from signal conditioning circuit 406 in parallel in equalizer bank 410. The parallel output of equalizer bank 410 is provided to decoders 418-1, . . . , 418-M.

25 Decoders 418-1, . . . , 418-M provide forward error correction to the signals from their respective equalizer circuits. The decoder bank 412 also provides a signal to selector circuit 414 to select one of the outputs from decoders 418-1, . . . , 418-M. Selector circuit 414 provides the selected output to output 404 of equalization circuit 400 for further processing by processing circuit 408.

Figure 5 is a block diagram of another embodiment of parallel equalization circuit, indicated generally at 500, and constructed according to the teachings of the present invention. Equalization circuit 500 includes input 502 and output 504. Input 502 is coupled to receive signals from a communication channel via signal conditioning circuit 506. In one embodiment, signal-conditioning circuit 506 comprises automatic gain control circuitry. In other embodiments, signal-conditioning circuit 506 includes other appropriate circuitry for conditioning a signal from a communications channel. In this embodiment, output 504 is coupled to processing circuit 508. Processing circuit 508 provides additional processing to this output of equalizer circuit 500.

Equalizer circuit 500 includes equalizer bank 510, first decoder bank 512, processing bank 513, second decoder bank 515, and selector circuit 514. Equalizer bank 510 includes a plurality of equalizer circuits 516-1, ..., 516-M. Each of equalizer circuits 516-1, ..., 516-M includes an input coupled to input 502 of equalization circuit 500 and an output coupled to a corresponding one of the decoders 518-1, ..., 518-M. In one embodiment, equalizer circuits 516-1, ..., 516-M each include decision and symbol-to-bit mapping functions.

Each of equalizer circuits 516-1, ..., 516-M is either an adaptive equalizer or a fixed equalizer (fixed coefficients). In one embodiment, some of the equalizer circuits 516-1, ..., 516-M are adaptive and some of the equalizer circuits 516-1, ..., 516-M are fixed. In another embodiment, each of equalizer circuits 516-1, ..., 516-M is adaptive. Each of the adaptive equalizer circuits 516-1, ..., 516-M are either linear or nonlinear. In one embodiment, some of the equalizer circuits 516-1, ..., 516-M are linear and some of the equalizer circuits 516-1, ..., 516-M are nonlinear. In another embodiment, each of equalizer circuits 516-1, ..., 516-M is nonlinear. In one embodiment, the nonlinear equalizers use a decision-feedback topology. In one embodiment, each of the equalizer circuits has a different structure (e.g., transversal or lattice) and adaptation algorithm. In one embodiment, equalizer circuits 516-1, ..., 516-M use one of a recursive least squares adaptation algorithm, a least mean-square adaptation algorithm, a zero forcing adaptation algorithm, a gradient recursive least squares adaptation algorithm, a fast

recursive least squares adaptation algorithm and a square root recursive least squares adaptation algorithm. In some embodiments, the operation of the various equalizer circuits 516-1, . . . , 516-M is varied by loading appropriate coefficients into the equalizer circuits prior to processing a burst transmission from a particular remote user.

5 Decoders 518-1, . . . , 518-M receive signals from their respective equalizer circuits 516-1, . . . , 516-M. In one embodiment, decoders 510-1, . . . , 510-M provide forward error correction for the signals from equalizer circuits 516-1, . . . , 516-M.

Decoders 518-1, . . . , 518-M are coupled to processing circuits 511-1, . . . , 511-M of processing block 513. Processing circuits 511-1, . . . , 511-M perform additional
10 processing, e.g., descrambling, on signals from decoder block 512.

Second decoder block 515 includes a plurality of decoders 520-1, . . . , 520-M that are each coupled to a respective one of processing circuits 511-1, . . . , 511-M. Decoders 520-1, . . . , 520-M process the signals from processing block 513 at the packet level. In many systems, the time slots of a communication channel carry one or more
15 discrete packets of information. In some embodiments, these packets include cyclic redundancy check (CRC) values. Decoders 520-1, . . . , 520-M process the packets to detect errors based on the CRC values. The signals from decoder block 520-1, . . . , 520-M are provided to selector circuit 514.

Decoder block 515 provides a feedback signal to equalizer bank 510. The
20 feedback signal is used, in some embodiments to adjust, as necessary, the coefficients of the equalizers of equalizer bank 510. Decoder block 515 also provides a signal to selector circuit 514. This signal provides a measure of the quality of the signals in each of the parallel paths through equalizer bank 510, first decoder bank 512, processing bank 513, and second decoder bank 515.

25 In one embodiment, an additional feedback signal is provided to equalization bank 510 from first decoder bank 512.

In operation, equalizer circuit 500 processes a signal from signal conditioning circuit 506 with a plurality of equalizers to compensate for the adverse effects of multipath fading in a communication channel. Equalization circuit 500 processes the

signal from signal conditioning circuit 506 in parallel in equalizer bank 510. The parallel output of equalizer bank 510 is provided to decoders 518-1, . . . , 518-M. Decoders 518-1, . . . , 518-M provide forward error correction to the signals from their respective equalizer circuits. Processing bank 513 performs further processing on the
5 signals in the parallel paths such as descrambling. Second decoder bank 515 further performs error checking at the packet level.

Second decoder bank 515 also provides a signal to selector circuit 514 to select one of the outputs from second decoder bank 515. Selector circuit 514 provides the selected output to output 504 of equalization circuit 500 for further processing by
10 processing circuit 508. Second decoder bank 515 also provides a feedback signal to equalizer bank 510 to be used in adjusting the equalization of the parallel paths of equalizer bank 510 for future signals.

Conclusion

15 Embodiments of the present invention have been described. The embodiments provide parallel processing of signals from a time division multiple access system at a receiver. The receiver processes parallel receive paths, each consisting of equalization and other receive functions, and then selects a path that provides acceptable, e.g., least, system error. Thus, channels with time varying characteristics are adequately
20 compensated for adverse affects of multipath fading and the like.

Advantageously, the embodiments described reduce the preamble necessary for burst-by-burst equalization. In this type of equalization, no historical information (previous burst's coefficients) is maintained. By using different equalizer types and adaptation algorithms, including time constants, acceptable results are obtained for a
25 wide variety of channels.

Embodiments of the present invention also reduce the problem of equalizer mismatch in systems that load historical information prior to a burst from a particular subscriber; e.g. where the coefficients of an adaptive equalizer calculated during a previous burst do not adequately equalize the channel after a period of time has elapsed.

Although specific embodiments have been illustrated and described in this specification, it will be appreciated by those of ordinary skill in the art that any arrangement that is calculated to achieve the same purpose may be substituted for the specific embodiment shown. This application is intended to cover any adaptations or variations of the present invention. For example, the parallel equalization of signals is not limited to a fixed wireless system. Parallel equalization may be used in fixed wireless, non-fixed wireless, and wired communication systems. Further, with respect to wireless systems, parallel equalization is not limited to use with signals in the MMDS spectrum. Signals in other frequency spectrums can be used. Also, as the number of equalizers approaches a large number, the parallel equalizer bank of the various embodiments may be configured as identical topology equalizers, each with a different initial coefficient.

What is claimed is:

1. An equalization circuit, comprising:
an input adapted to receive signals from a communications channel;
a plurality of equalizer circuits coupled to the input and operable to generate a
5 plurality of intermediate signals;
a selector circuit, responsive to the plurality of equalizer circuits, that selects one
of the intermediate signals; and
an output coupled to the selector circuit that receives the selected intermediate
signal.
10
2. The equalization circuit of claim 1, wherein each of the plurality of equalizer
circuits comprises one of a fixed equalizer and an adaptive equalizer.
3. The equalization circuit of claim 2, wherein each of the adaptive equalizers
15 comprises one of a linear equalizer and a nonlinear equalizer.
4. The equalization circuit of claim 2, wherein each of the adaptive equalizers
comprises one of a transversal structure and a lattice structure.
- 20 5. The equalization circuit of claim 2, wherein each of the adaptive equalizers uses
one of a recursive least squares adaptation algorithm, a least mean-square adaptation
algorithm, a zero forcing adaptation algorithm, a gradient recursive least squares
adaptation algorithm, a fast recursive least squares adaptation algorithm and a square
root recursive least squares adaptation algorithm.
25
6. The equalization circuit of claim 1, wherein the plurality of equalizer circuits
provides a signal that reflects the relative quality of the intermediate signals from the
plurality of equalizer circuits to the selector circuit to select the intermediate signal.

7. The equalization circuit of claim 1, and further including a plurality of buffer circuits, each buffer circuit coupled between one of the plurality of equalizer circuits and the selector circuit to buffer the intermediate signals for a selected period of time.
- 5 8. The equalization circuit of claim 7, wherein the buffer circuits buffer the intermediate signals for approximately the duration of a time slot of the communication channel.
9. An equalization circuit, comprising:
- 10 an input adapted to receive signals from a communication channel;
- an equalizer bank having at least two equalizers coupled in parallel and coupled to the input;
- a decoder bank having at least two error correction decoder circuits coupled in parallel, each error correction decoder circuit coupled to a corresponding one of the at
- 15 least two equalizers of the equalizer bank;
- a selector circuit coupled to the decoder bank that selects an output signal of one of the at least two equalizer circuits based on processing of the decoder bank; and
- an output coupled to the selector circuit that receives the selected output signal.
- 20 10. The equalization circuit of claim 9, wherein the decoder bank includes at least two forward error correction decoder circuits.
11. The equalization circuit of claim 9, wherein each of the at least two equalizers comprises one of a fixed equalizer and an adaptive equalizer.
- 25 12. The equalization circuit of claim 11, wherein each of the adaptive equalizers comprises one of a linear equalizer and a nonlinear equalizer.
13. The equalization circuit of claim 11, wherein each of the adaptive equalizers

comprises one of a transversal structure and a lattice structure.

14. The equalization circuit of claim 11, wherein each of the adaptive equalizers uses one of a recursive least squares adaptation algorithm, a least mean-square adaptation algorithm, a zero forcing adaptation algorithm, a gradient recursive least squares adaptation algorithm, a fast recursive least squares adaptation algorithm and a square root recursive least squares adaptation algorithm.
15. The equalization circuit of claim 9, wherein the decoder bank provides feedback to the at least two equalizers of the equalizer bank.
16. The equalization circuit of claim 15, wherein the feedback signal is also provided to the selector circuit to be used in selecting the output of one of the at least two equalizer circuits.
17. The equalization circuit of claim 9, wherein the decoder bank includes a buffer circuit with each of the at least two error correction decoder circuits.
18. An equalization circuit, comprising:
an input adapted to receive signals from a communication channel;
an equalizer bank having at least two equalizers coupled in parallel and coupled to the input;
a first decoder bank having at least two packet decoder circuits coupled in parallel, each packet decoder circuit responsive to a corresponding one of the at least two equalizers of the equalizer bank;
a selector circuit coupled to the decoder bank that selects an output signal of one of the at least two equalizer circuits based on processing of the decoder bank; and
an output coupled to the selector circuit that receives the selected output signal.

19. The equalization circuit of claim 18, and further comprising a second decoder bank having at least two error correction decoder circuits coupled in parallel, each error correction decoder circuit coupled to a corresponding one of the at least two equalizers of the equalizer bank and coupled to a corresponding one of the at least two packet
5 decoder circuits.

20. The equalization circuit of claim 19, wherein the second decoder bank includes at least two forward error correction decoder circuits.

10 21. The equalization circuit of claim 18, wherein each of the at least two equalizers comprises one of a fixed equalizer and an adaptive equalizer.

22. The equalization circuit of claim 21, wherein each of the adaptive equalizers comprises one of a linear equalizer and a nonlinear equalizer.

15

23. The equalization circuit of claim 21, wherein each of the adaptive equalizers comprises one of a transversal structure and a lattice structure.

20 24. The equalization circuit of claim 21, wherein each of the adaptive equalizers uses one of a recursive least squares adaptation algorithm, a least mean-square adaptation algorithm, a zero forcing adaptation algorithm, a gradient recursive least squares adaptation algorithm, a fast recursive least squares adaptation algorithm and a square root recursive least squares adaptation algorithm.

25 25. The equalization circuit of claim 18, wherein the first decoder bank provides feedback to the at least two equalizers of the equalizer bank.

26. The equalization circuit of claim 25, wherein the feedback signal is also provided to the selector circuit to be used in selecting the output of one of the at least

two equalizer circuits.

27. The equalization circuit of claim 18, wherein the at least two packet decoder
circuits comprise decoder circuits that process cyclic redundancy checks (CRCs) for
5 Ethernet packets.

28. A method for equalizing a signal from a time division multiple access
communication channel, the method comprising:
receiving a signal over the communication channel;
10 equalizing the signal in a plurality of equalizers; and
selecting an output of one of the equalizers.

29. The method of claim 28, wherein receiving a signal over the communication
channel comprises receiving the signal over a wireless communication channel.
15

30. The method of claim 28, wherein receiving a signal over the communication
channel comprises receiving the signal over a communication channel of a hybrid fiber-
coax network.

20 31. The method of claim 28, wherein equalizing the signal comprises equalizing the
signal in a bank of equalizers.

32. The method of claim 31, and further comprising loading selected coefficients for
a plurality of equalizers prior to receiving a signal over the communication channel.
25

33. The method of claim 28, and further comprising buffering the output of the
plurality of equalizers.

34. The method of claim 33, wherein buffering the output of the plurality of

equalizers comprises buffering the output of the plurality of equalizers for the duration of a time slot of the communication channel.

35. The method of claim 28, and further comprising generating a quality measure of
5 the output of each of the plurality of equalizers.

36. The method of claim 28, wherein generating a quality measure comprises generating one of a mean-squared error and a peak error over a selected interval.

10 37. A method for equalizing a signal from a time division multiple access communication channel, the method comprising:
receiving a signal over the communication channel;
equalizing the signal in parallel in a bank of adaptive equalizers;
buffering the parallel outputs of the bank of adaptive equalizers;
15 further processing the parallel outputs of the bank of adaptive equalizers;
generating a quality measure of the output of each of the bank of adaptive equalizers; and
selecting an output of one of the equalizers based on the quality measure.

20 38. The method of claim 37, wherein receiving a signal over the communication channel comprises receiving the signal over a wireless communication channel.

39. The method of claim 37, wherein receiving a signal over the communication channel comprises receiving the signal over a communication channel of a hybrid fiber-
25 coax network.

40. The method of claim 37, wherein further processing the parallel outputs comprises forward error correcting the parallel outputs.

41. The method of claim 37, wherein further processing the parallel outputs comprises detecting errors at the packet level.

42. The method of claim 37, wherein buffering the parallel outputs comprises
5 buffering the parallel outputs for the duration of a time slot of the communication channel.

43. An equalization circuit, comprising:
an input adapted to receive signals from a communications channel;
10 at least one equalizer circuit coupled to the input and operable to generate at least one intermediate signal;
a selector circuit, responsive to the at least one equalizer circuit, that selects between the intermediate signal and the signal received at the input; and
an output coupled to the selector circuit that receives the selected intermediate
15 signal or the signal received at the input.

44. The equalization circuit of claim 43, wherein the at least one equalizer comprises an adaptive equalizer.

20 45. A method for equalizing a signal from a time division multiple access communication channel, the method comprising:
loading coefficients for a selected time slot of the communication channel into a plurality of parallel equalizers;
receiving a signal from the communication channel;
25 equalizing the signal in the plurality of equalizers to produce a plurality of equalized signals;
further processing the equalized signals with at least one plurality of parallel decoder circuits; and
selecting one of the processed, equalized signals based on one of the equalizing

and the further processing.

46. The method of claim 45, wherein equalizing the signal comprises equalizing the signal with a plurality of adaptive equalizers.

5

47. The method of claim 45, wherein further processing the equalized signals comprises forward error correcting the equalized signals.

48. The method of claim 45, wherein further processing the equalized signals
10 includes checking for errors at the packet level.

49. A telecommunications system, comprising:
at least one base station adapted to provide a connection to a core network;
the base station including a circuit that receives signals from the core network
15 and provides the signals to a plurality of remote users over at least one communication channel;
the base station further including a receiver that receives time division multiple access signals from a plurality of remote users over at least one communication channel;
and
20 wherein the base station includes an equalization circuit, the equalization circuit including:
a plurality of equalizer circuits coupled to receive signals from the at least one communication channel and operable to generate a plurality of intermediate signals;
25 a selector circuit, responsive to the plurality of equalizer circuits, that selects one of the intermediate signals; and
an output coupled to the selector circuit that receives the selected intermediate signal and provides the signal to the connection to the core network.

50. The system of claim 49, wherein the base station comprises a wireless base station.

5 51. The system of claim 49, wherein the base station comprises a head end of a hybrid fiber-coax network.

ABSTRACT

An equalization circuit is provided. The equalization circuit includes an input adapted to receive signals from a communications channel. The equalization circuit further includes a plurality of equalizer circuits coupled to the input and operable to
5 generate a plurality of intermediate signals. A selector circuit is also included. The selector circuit is responsive to the plurality of equalizer circuits and selects one of the intermediate signals. The equalization circuit also includes an output coupled to the selector circuit that receives the selected intermediate signal.




FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5

United States Patent Application

COMBINED DECLARATION AND POWER OF ATTORNEY

As a below named inventor, I declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am the original, first and joint inventor of the subject matter which is claimed and for which a patent is sought on the invention entitled: PARALLEL EQUALIZATION FOR SYSTEMS USING TIME DIVISION MULTIPLE ACCESS; the specification of which is attached hereto.

I have reviewed and understand the contents of the above-identified specification, including the claims.

I acknowledge the duty to disclose information which is material to patentability as defined in 37 C.F.R. § 1.56.

I claim foreign priority benefits under 35 U.S.C. § 119/365 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on the basis of which priority is claimed.

Prior Foreign Application Number(s)	Country	Foreign Filing Date (MM/DD/YYYY)	Priority Not Claimed	Certified Copy Attached

I claim the benefit under 35 U.S.C. § 119(e) of any United States provisional application(s) listed below.

Application Number(s)	Filing Date (MM/DD/YYYY)

I claim the benefit under 35 U.S.C. § 120/365 of any United States and PCT international application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of 35 U.S.C. § 112, I acknowledge the duty to disclose material information as defined in Title 37 C.F.R. § 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application.

U.S. or PCT Application Number	Filing Date (MM/DD/YYYY)	Patent No.


As a named inventor, I appoint the following registered practitioners to prosecute this application and to transact all business in the Patent and Trademark Office connected herewith, with full right of substitution:

Name	Registration Number	Name	Registration Number
Fogg, David N.	Reg. No. 35,138	Polglaze, Daniel J.	Reg. No. 39,801
Leffert, Thomas W.	Reg. No. 40,697	Slifer, Russell D.	Reg. No. 39,838

Please direct all correspondence in this case to:

Fogg, Slifer & Polglaze, P.A.
P.O.Box 581009, Minneapolis, MN 55458-1009
Telephone No. (612) 252-0014
Fax (612) 252-0019

I declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Inventor							
Given Name (First and Middle [if any])				Family Name or Surname			
Charles S.				Farlow			
Inventor's Signature						Date	
						June 21, 2000	
Residence: City		Waconia		State	MN	Country	USA
Post Office Address		402 William Lakeshore Drive					
Post Office Address							
City		Waconia		State	MN	Zip	55387
				Country	USA		